



FIG. 2











BROWN 9-2 Serial No. 10/799,239 Ryan, Mason & Lewis, LLP; J. B. Ryan (516) 759-2722



OIPE COL

BROWN 9-2 Serial No. 10/799,239 Ryan, Mason & Lewis, LLP; J. B. Ryan (516) 759-2722





 $FIG. \ 6$

ADDR DECODING FOR CRS FOR FE MAC RX

	S	S	S	S	S	S	S	S
BIT 3	CRS_C0P3_s	CRS_COP7_s	CRS_C1P3_s	CRS_C1P7_s	CRS_C2P3_s	CRS_C2P7_s	CRS_C3P3_s	CRS_C3P7_s
BIT 2	CRS_C0P2_s	CRS_COP6_s	CRS_C1P2_s	CRS_C1P6_s	CRS_C2P2_s	CRS_C2P6_s	CRS_C3P2_s	CRS_C3P6_s
BIT 1	CRS_C0P1_s	CRS_C0P5_s	CRS_C1P0_s CRS_C1P1_s	CRS_C1P5_s	CRS_C2P1_s	CRS_C2P5_s	CRS_C3P1_s	CRS_C3P5_s
ВІТ 0	CRS_C0P0_s	CRS_C0P4_s	CRS_C1P0_s	CRS_C1P4_s	CRS_C2P0_s	CRS_C2P4_s	CRS_C3P0_s	CRS_C3P4_s
[3:0]	CRS_C00_s	CRS_C01_s	CRS_C10_s	CRS_C11_s	CRS_C20_s	CRS_C21_s	CRS_C30_s	CRS_C31_s
NIBBLE ADDR	0	1	0	-	0	+	0	-
CHANNEL NIBBLE ADDR[1:0]	00	00	01	01	10	10	11	11

APR 2 6 2004 BY

BROWN 9-2 Serial No. 10/799,239 Ryan, Mason & Lewis, LLP; J. B. Ryan (516) 759-2722







FIG. 8

ADDR DECODING FOR BKRSt FOR 16 FE MAC RX	BIT 3	BkRst_C0P3_s	BkRst_C0P7_s	BKRst_C1P3_s	BkRst_C1P7_s	۷N
	BIT 2	BkRst_C0P2_s	BkRst_C0P6_s	BkRst_C1P2_s	BkRst_C1P6_s	NA
	BIT 1	BkRst_C0P1_s	BkRst_C0P5_s	BkRst_C1P1_s	BkRst_C1P5_s	NA
	BIT 0	BKRst_C00_s BKRst_C0P0_s BKRst_C0P1_s BKRst_C0P2_s BKRst_C0P3_s	BKRst_C01_s BKRst_C0P4_s BKRst_C0P5_s BKRst_C0P6_s BKRst_C0P7_s	BKRst_C10_s BKRst_C1P0_s BKRst_C1P1_s BKRst_C1P2_s BKRst_C1P3_s	BKRst_C11_s BKRst_C1P4_s BKRst_C1P5_s BKRst_C1P6_s BKRst_C1P7_s	NA
	[3:0]	BkRst_C00_s	BkRst_C01_s	BkRst_C10_s	BkRst_C11_s	NA
	NIBBLE ADDR	0	-	0	-	NA
	CHANNEL NIBBLE ADDR[1:0] ADDR	00	00	01	01	1X



8/12.

FIG. 10

ADDR DECODER FOR A-N REGISTER INFORMATION

TxLreg_s[11 TxLreg_s[3] TxLreg_s[7 BII TxLreg_s[10] TxLreg_s[14] TxLreg_s[6] TxLreg_s[2] H TxLreg_s[13] TxLreg_s[5] TxLreg_s[9] TxLreg_s[1] BIT 1 TxLreg_s[8] TxLreg_s[0] TxLreg_s[12] TxLreg_s[4] 0 AN_DO_s AN_D2_s AN_D1_s AN_D3_s [3:0]Xconfig_s XData_s NIBBLE 0, 0 CHANNEL ADDR[1:0] 00, 01, 10,



9/12

FIG. 11




FIG. 12

CONTROL INFORMATION DECODE

Ctrl[2:0]	CONTROL TYPE				
3'ь000	SYNC				
3'ь001	CRS				
3'ь010	AN_D				
3'b011	FcTxOFF				
3'Ь100	FI_On				
3'b101	FI_0ff				
3'b110	BkRst				
3'b111	RESERVED				







FIG. 13





4.IG. 14



12/12

FIG. 15

5,6000_00 SYNC x+5 ₹ ₹ ₹ ₹ FO_C20_s 5'b0_0001 4'b0001 DATA x+4 ₹ ¥ ¥ EXAMPLE WAVEFORM FOR I/R INTERFACE 5'b101_10 CHANNEL x+3 M ₹ CRS_C00_s 5'b0_1010 4'b1010 x+2 DATA ₹ ₹ 5'b001_00 CHANNEL ×+1 CRS S \forall ¥ CHANNEL ADDR DECODED CTRL NIBBLE A/C M_DATA[4:0] DATA[3:0] PHASE CLOCK

EXAMPLE FOR A-N INFO ON T/R INTERFACE FOR CHANNEL 3, NIB ADDRESS 0

	9+x	2,P000 ⁻ 00	SYNC	NA	NA	NA	NA	
	x+5	5'b0_1101	DATA	NA	NA	0	4'b1101	AN_D3_s
	x+4	5'b0_1110	DATA	NA	NA ·	XConfig_s	4'b1110	AN_D2_s
		5'b1_0010	DATA	NA	NA	XData_s	4'b0010	AN_D1_s
	x+2	1 5'b0_1010	DATA	NA	NA	0	4'b1010	AN_D0_s
	x+1	5'b010_11 5	CA	N-A	CHANNEL 3	NA	NA	
	CLOCK	M_DATA[4:0]	PHASE	DECODED CTRL	CHANNEL ADDR	NIBBLE A/C	DATA[3:0]	

FIG. 16